

MICROPROCESSOR SYSTEM AND METHOD FOR PROTECTING THE SYSTEM
FROM THE EXCHANGE OF MODULES

FIELD OF THE INVENTION

The present invention relates to the prevention of manipulations of microprocessor systems, in particular in engine-control devices for motor vehicles.

5

BACKGROUND INFORMATION

Such devices are generally configured as microprocessor systems having a microprocessor, a program and main memory for the microprocessor and one or a plurality of interfaces for the communication with sensors and actuators on the engine. By manipulating the control program of the processor it is possible to influence the behavior of the engine so as to achieve a higher engine output, for example. Power-output limitations, which are required to prevent possibly harmful overload situations of the engine or the drive train or which are mandated by law, may be circumvented in this manner. Consequently, there is a need for technology that makes unauthorized manipulations of such microprocessor systems impossible or at least makes them more complicated in a deterring manner.

20

One technique that may be utilized for this purpose is cementing the modules of such a microprocessor system. However, it has become apparent that no adhesive agent is available that cannot be dissolved in some manner. Another disadvantage of cementing is that it not only makes unauthorized manipulations more difficult, but repairs of the microprocessor system as well.

25

SUMMARY OF THE INVENTION

The exemplary embodiment of the present invention provides a microprocessor system and a method for protecting such a system from the exchange of a module which make an
5 unauthorized exchange much more difficult yet do not impair the repair ease of the system. The degree of difficulty is so high that the benefit obtainable by the manipulation in most does not justify the effort to be expended for this purpose, so that the manipulation makes no sense from an economical
10 point of view.

The exemplary embodiment of the present invention is based on a microprocessor system having a plurality of modules, among them a microprocessor and at least one storage module for
15 storing the code and data for the microprocessor. At least one of the modules, which is also referred to as exchange-protected module, stores a serial number of this module in a non-changeable manner. During the manufacture of microprocessors these may be provided with a serial number
20 that cannot be changed in the finished microprocessor. This serial number is able to be queried with the aid of software and clearly identifies each microprocessor. Non-volatile memory modules, in particular flash memories, having serial numbers are available as well.

The exemplary embodiment of the present invention provides for a data value to be calculated in the microprocessor with the aid of the serial number of the at least one
exchange-protected module, using a predefined algorithm, and
30 for the data value to be forwarded to the control module. The control module compares this received data value to an expected data value encoded in the control module. If both match, the serial number of the exchange-protected module is correct and the microprocessor system is allowed to shift into
35 normal operation. If the two data values do not match, this means that the exchange-protected module has been exchanged without authorization and that the function of the

microprocessor system must be blocked at least partially so as to prevent that processes are executed in a faulty manner due to the exchange, such faults possibly leading to damage to a device controlled by the microprocessor system, especially a motor vehicle engine.

The control module itself may be identified by a serial number as well, and the expected data value is identical to this serial number. That means that the algorithm for calculating this data value is stipulated specifically on the basis of the serial numbers of the at least one exchange-protected module and the control module, in such a way that the result is the serial number of the control module.

It is useful to select a non-volatile memory module as exchange-protected module in which program codes to be executed by the microprocessor are stored, for example, or parameter sets that the microprocessor utilizes in the execution of its tasks.

So-called flash memories are often used in modern microprocessor system, in particular for storing such parameter sets. These electrically overwritable memories are then able to be expediently protected from an exchange if the their write access is protected by a password.

An exchange protection may also be useful for the microprocessor of the system itself, in particular in those cases where it constitutes part of a one-chip microcomputer together with a program memory.

The control module may be configured to induce the microprocessor to query the serial number of each exchange-protected module, to calculate the specified data value therefrom and to transmit it to the control module. This makes it difficult for an unauthorized person to prevent the check of the serial numbers of exchange-protected modules by

modifying the control program of the microprocessor.

Unauthorized modifications of the control program are also made more difficult in that information required by the microprocessor to calculate the specified data value is stored at least partially in the program memory integrated in the microprocessor. As a result, this information is much more difficult to access by an unauthorized person than data stored in an external storage module, for example.

The data may include program instructions to be executed within the framework of a boot procedure, i.e., program instructions that are automatically executed upon each start-up of the microprocessor system.

Another security feature is to configure the control module in such a way that it blocks the function of the microprocessor system, at least partially, in those cases as well where the specified data value is not received during a predefined time interval. That means that, even if an unauthorized person, by modifying the program of the microprocessor, manages to prevent the microprocessor from transmitting a data value to the control module on the basis of which the latter could detect an exchange of a protected module, the normal operation of the microprocessor system is prevented nevertheless.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a block diagram of a first development of a microprocessor system according to the exemplary embodiment of the present invention.

Figure 2 shows a flow chart of an operating sequence in the microprocessor system of Figure 1.

Figure 3 shows a block diagram of a second development of a microprocessor system according to the exemplary embodiment of

the present invention.

Figure 4 shows a flow chart of an operating sequence in the system of Figure 3.

5

DETAILED DESCRIPTION

Figure 1 shows a block diagram of an engine-control device, which is meant to constitute an example of a microprocessor system according to the exemplary embodiment of the present invention. Connected to a bus 1 on a printed circuit board are a one-chip microcomputer 2; one or a plurality of storage modules, each of which is identified by an individual serial number, only one flash memory 3 being shown in the figure for the sake of simplification; a control module 4 which may be implemented as ASIC, for instance; a write-read storage module 5; and an interface 6 for the communication with sensors and actuators (not shown) of the engine to be controlled. Modules 2, 3, 4, 5 are each formed by IC's, which are separate from each other. Integrated in the chip of microcomputer 2 are a microprocessor 10 and a read-only program memory 11. An internal bus 12 via which microprocessor 10 and program memory 11 communicate is preferably not brought out of chip 2, so that an unauthorized person may not read off the contents of program memory 11 outside of the microcomputer chip. Program memory 11 includes, in particular, program commands for a boot procedure of the control device.

Flash memory 3 has a main memory area 7, addressable in a conventional manner, into which the manufacturer of the engine-control device has written program instructions and parameter fields for microprocessor 10, and whose instructions are processed after successful implementation of the boot procedure. This main memory area 7 is addressable in the conventional manner so as to be read via bus 1. Furthermore, the flash memory has a temporary memory location 8 into which the manufacturer of flash memory 3 has already written a serial number specific to each individual memory of a given

type. The content of temporary memory location 8 is also readable via bus 1, but the format of the address signals required to read out temporary memory location 8 may be different from that for addressing main memory location 7. For example, for the readout of temporary memory location 8 it may be required that a password be first applied to flash memory 3 via bus 1. This excludes the possibility of replacing flash memory 3 with a pin-compatible memory module delivered ex factory without a serial number, in which only the serial number of flash memory 3 has been copied into a conventionally addressable memory location. Therefore, flash memory 3 may only be replaced with a module of the same type, but having a different serial number.

The method of operation of the microprocessor system is explained on the basis of the flow chart of Figure 2. Microprocessor 10 executes a boot procedure during each start-up. This boot procedure initializes interface 6 and also sensors and actuators possibly connected thereto, for example, and it is used to ascertain whether manipulations have taken place in the microprocessor system while it was turned off. Program commands that serve this latter purpose are stored in program memory 11 and are executed at the beginning of the boot procedure, prior to a first-time accessing of program commands that are stored outside one-chip microcomputer 2.

To check whether an unauthorized manipulation has taken place, microprocessor 10, in step S1 of Figure 2, reads the serial number of all exchange-protected modules, in this example that of flash memory 3, and also the individual serial number of one-chip microcomputer 2 stored in program memory 11, for instance. In step S2, it links the read serial numbers by specified computing steps likewise stored in program memory 11. These computing steps are stipulated such that they result in a code number stored in control module 4 (provided the read serial numbers are correct).

The program commands to be executed in the linking are stored in program memory 11 and are the same for all microprocessor systems of a production run. In the simplest case, the match between the result of the linking and the code number is achieved by reading, during installation of the device, the serial numbers of the installed modules to be protected from an exchange, by calculating the result of the linking and entering it as code number in the control module.

However, a randomly selected data value, such as a serial number of control module 4, which is stored in control module 4 already prior to installation, may be the code number as well. To ensure a match in this case between the linking result and the code number, at least one randomly selectable parameter, which guarantees the desired result of the linking, must be entered into the linking. The value of such a parameter is specified during installation of the device on the basis of the serial numbers of the particular modules and entered in a memory, preferably flash memory 3.

In the simplest case, the linking may consist of adding up the serial numbers of the exchange-protected modules and the parameters, the parameters being selected such that the code number is the result of the addition. Of course, any other, more complicated linkages, which may also utilize a plurality of parameters, are conceivable as well.

The result of the linking is sent to the control module in step S3. It evaluates in step S4 whether the received value matches the code number. If this is the case, the microprocessor, in step S6, continues with the processing of its control program and finally shifts into normal operation; otherwise, control module 4 transmits a reset signal to microprocessor 10 with the result that it is retained in an endless loop of steps S1 to S3 and never reaches normal operation.

The second development of the microprocessor system shown in Figure 3 essentially differs from that of Figure 1 by microprocessor 10 and program memory 11 being implemented on two separate chips. Program memory 11, like flash memory 3, is exchange-protected by a serial number that has been individually specified by the memory manufacturer. Microprocessor 10 may have a separate serial number here and may likewise be exchange-protected, but this is of minor importance since an exchange of microprocessor 10 for another one of the same type does not affect the function of the microprocessor system.

Program memory 11 and microprocessor 10 communicate here via joint bus 1, so that it cannot be excluded that an unauthorized person reads out the program code of memory 11. The functioning method of this development is described with the aid of the flow chart of Figure 4. When the system is put into operation, control module 4 generates a reset pulse for microprocessor 10 in step S11. Subsequently, in step S12, an internal timing device of control module 4 is set to start. At the same time, microprocessor 10 begins to execute a reset routine whose program commands are stored in program memory 11. In step S21, the reset routine encompasses the reading of the serial numbers of the exchange-protected modules; in step S22, the linking in the same manner as described before in connection with step S2; and in step S23, the transmitting of the result to control module 4.

While microprocessor 10 implements the reset routine, the control module checks whether a signal from the timing device is present that indicates that a predefined time period has elapsed since it has been started (S13). This time period is longer than the time the microprocessor requires for steps S21 to S23. For as long as the time period has not elapsed, control module 4 ascertains in step S14 whether the result of the linking by the microprocessor has arrived. If this is not the case, it continues to wait, if necessary until the

predefined time period has passed. Once the time interval has elapsed, it returns to step 11 and transmits a new reset pulse to the microprocessor.

5 If the linking result arrives in time, it is compared in step S15 to the code number of the control module. If there is a match, control module 4 takes no further steps and the microprocessor shifts into normal operation S24. If there is no match, control module 4 returns to step S11 again and
10 transmits a reset pulse. In this manner, microprocessor 10 is retained in an endless loop of steps S21 to S23 not only when control module 4 receives a faulty linking result due to the exchange of an exchange-protected module, but also in those cases where a manipulation or an exchange of a module has had
15 the result that microprocessor 10 is no longer able to execute steps S21 to S23 during start-up.